- Exercise from Harris Algebraic Geometry: Homogeneity Implies Smoothness?
- How can I show that these two polynomials are coprime?
- Find Mean of a distribution (geometric) using R
- Construction G-Invariant Riemannian Metric
- Can we write a manifold as the connected sum of open neighborhoods in local charts?
- Expected ordering of random variables, given pairwise ordering probabilities
- Equivalent representations for transformation Matrices
- solving pde with initial conditions
- Examples of how to transform a random variable with a distribution not Gaussian to a random variable with Gaussian distribution
- How to correctly express a variable with two solutions?
- A compact complex manifold is ample if and only if it is projective
- Double integral that seems to go over undefined region
- Integration of $\int_{0}^{R}\int_{-1}^{1} \mathrm{d}r\mathrm{d}zr^2\sin\bigg({\frac{1-3z^2}{r^3}}\bigg)$
- Number of vertices of degree n not connected to vertices of degree 1
- Understanding supremum in this proof of weak maximum principle
- Which is the function that gives you the nth digit of the champernowne constant?
- A B C Truth Table- engineering
- Asymptotics of Moments for Spherically-Truncated Gaussian Random Variable
- Chern classes of tangent bundle over the Grassmannian G(2,4)
- Why does the rational cohomology ring require more than one generator iff $\dim\pi_{\text{odd}}(M)\otimes\mathbb{Q}>1$?

# Verilog FPGA design for generating wavetrain with variable ON time , but constant OFF time (Byte to wavetrain coding)

This is for a project that I'm working on, which uses FPGA (INTEL ALTERA MAX 10) as an interface between 2 systems.

I need to write vhdl/verilog code for generating wavetrain with variable ON time , but constant OFF time.

Why? Because, I need to convert a byte into a waveform. High bit represents, 100us OFF time and 200us ON time. and likewise, low bit represent, 100us off time and 100us ON time.

So, for example, 1001 will be represented by, LOW(100us)->HIGH(200us)->LOW(100us)->HIGH(100us)->LOW(100us)->HIGH(100us)->LOW(100us)->HIGH(200us)

Please help me out as I'm a computer science graduate and I'm not very familiar with HDL languages. Other systems involved in this project does not involve HDL, but just this FPGA based interfacing does.

Will be highly obliged if I can get any help in solving this.

Thanks in advance.